COMSM1302 Lab Sheet 1 (Solutions)

Simplification

The first column is just the values in the AND truth table, while the second column is the values in the OR truth table. You can prove the other simplifications by drawing out the truth tables e.g:

Circuit Assembly

Direct circuit implementations are shown in the Logisim solutions (subcircuit names detailed below), as well as the simplified "challenge" version. Note that these solutions use the least number of NOT, AND, and OR gates; there may be solutions that use fewer gates and use other 2-input gates such as NAND.

Karnaugh maps

NAND gates

When trying to "find NANDs" in Boolean expressions, you're looking to manipluate your expression into the form $\neg(X \wedge Y)$, where X and Y may contain further NAND expressions. The final result may also include extra ¬'s, like in the case of AND, as this can also be implemented using a singular NAND gate with copied inputs. A common trick to achieve this is to first add a double negation, which creates a logically equivalent expression that, if needed, can then have a ¬ pushed through (using De Morgan's Laws) to remove any ∨'s from the expression.

5-variable logic

 $(\neg A \land D) \lor (C \land \neg D \land \neg E) \lor (B \land \neg C \land D)$

For an implementation of this expression, see subcircuit 5vars

DE	ABC				001 011 010 110 111 101			100
00	0			0	0			0
01	θ	$\overline{0}$	0	$\overline{0}$	0	0	0	0
11		1			1	0	θ	0
10					1	0	0	0

The key takeaway from the 5-variable Karnaugh Map is the mirror line between 010 and 110 for boxes that cover 1s on both sides of it. In particular, the yellow box doesn't directly connect but can be grouped because of the symmetry and the green box cannot be extended as symmetry must be maintained. The red box does not require this symmetry as it cover 1s only on one side of the mirror line.

NAND implementation

A solution is valid as long as it produces the correct outputs and only uses 2-input NAND gates. For a NAND implementation only using 14 NAND gates, see subcircuit *5vars_nand*.

 $(\neg A \land D) \lor (C \land \neg D \land \neg E) \lor (B \land \neg C \land D)$ ⇓ Double negation and De Morgan's Laws

 $\neg(\neg(\neg A \land D) \land \neg(C \land \neg D \land \neg E) \land \neg(B \land \neg C \land D))$ ⇓ Add brackets and double negation

 $\neg(\neg\neg(\neg(\neg A \land D) \land \neg(C \land \neg D \land \neg E)) \land \neg(B \land \neg C \land D))$ ⇓ Add brackets and double negation

 $\neg(\neg\neg(\neg(A \land D) \land \neg(\neg\neg(C \land \neg D) \land \neg E)) \land \neg(B \land \neg C \land D))$ ⇓ Add brackets and double negation

 $\neg(\neg\neg(\neg(A \land D) \land \neg(\neg\neg(C \land \neg D) \land \neg E)) \land \neg(\neg\neg(B \land \neg C) \land D))$

When attempting a physical implementation on NAND boards, you should be able to identify which NAND on your NAND board represents each NAND in your Logisim design. For the fifth variable, a wire can be connected to a constant pin for 1 or disconnected for 0.